Please use this identifier to cite or link to this item: https://ptsldigital.ukm.my/jspui/handle/123456789/584678
Title: Hardware Prototyping of Iris Recognition System: A Neural Network Approach
Authors: Florence Choong Chiao Mei
Mamun bin Ibne Reaz
Tan Ai Leng : Faisal Mohd-Yasin
Keywords: FPGA
IRIS recognition
neural network
VHDL
Issue Date: 2007
News Source: Jurnal Kejuruteraan
ISSN: 0128-0198
Call Number: Siri TA1.J81
Publisher: Penerbit UKM
URI: https://ptsldigital.ukm.my//jspui/handle/123456789/584678
Appears in Collections:UKM Journal Article / Artikel Jurnal UKM

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.