1. UKM Learning and Research Repository
  2. Journal Article / Artikel Jurnal
  3. Journal Content Pages/ Kandungan Halaman Jurnal
Please use this identifier to cite or link to this item: https://ptsldigital.ukm.my/jspui/handle/123456789/579061
Full metadata record
DC FieldValueLanguage
dc.contributor.authorM. F. Zainudin (UITM)
dc.contributor.authorH. Hussin (UITM)
dc.contributor.authorA. K. Halim (UITM)
dc.date.accessioned2023-11-06T03:13:44Z-
dc.date.available2023-11-06T03:13:44Z-
dc.date.issued2017-01
dc.identifier.issn0128-7680
dc.identifier.otherukmvital:116426
dc.identifier.urihttps://ptsldigital.ukm.my/jspui/handle/123456789/579061-
dc.descriptionNegative bias temperature instability (NBTI) is the most concern issue CMOS devices with the scaling down of the CMOS technologies. NBTI effect contributes to P-MOSFET device degradation which later reduce the performance and reliability of CMOS circuits. This paper presents a reliability simulation study based on R-D model on CMOS inverter circuit. HSPICE MOSRA model together with the Predictive Technology Model (PTM) was used as to incorporate the NBTI model in the circuit reliability simulation study for different technology nodes. PTM of High Performance (HP) models of 16nm, 22nm, 32nm and 45nm were used in this simulation study. The atomic hydrogen based model was integrated in the simulation. The results show that in a CMOS inverter circuit, the threshold voltage shift of p-MOSFET under NBTI stressing increased as the year progressed.. The threshold voltage shift was observed to increase up to 45.1% after 10 years of operation. The time exponent, n ~ 0.232 of the threshold voltage shift observed indicates that the defect mechanism contributed to the degradation is atomic hydrogen. The propagation delay increased to 19.5% over a 10-year period. s up to 19.5% from the zero year of operation until 10 years of the operation. In addition, the time propagation delay increased as year increased when the technology nodes smaller. The finding is important for understanding reliability issues related to advanced technology nodes in CMOS circuits study.
dc.language.isoen
dc.publisherUniversiti Putra Malaysia Press
dc.relation.haspartPertanika Journals
dc.relation.urihttp://www.pertanika.upm.edu.my/regular_issues.php?jtype=2&journal=JST-25-S-1
dc.rightsUKM
dc.subjectNBTI
dc.subjectCMOS Inverter
dc.subjectPredictive Technology Model
dc.subjectHSPICE MOSRA
dc.subjectCircuit reliability
dc.titleEvaluation of inverter reliability performance due to negative bias temperature instability (nbti) effects in advance cmos technology nodes
dc.typeJournal Article
dc.format.volume25
dc.format.pages295-304
dc.format.issueSpecial Issue
Appears in Collections:Journal Content Pages/ Kandungan Halaman Jurnal

Files in This Item:
File Description SizeFormat 
ukmvital_116426+Source01+Source010.PDF516.66 kBAdobe PDFThumbnail
View/Open
Show simple item record Recommend this item


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.